

FIG. 1




FIG. 2-1




FIG. 2-2




FIG. 3





FIG. 4

branch instructions:



defbr: A value of 0, 1 or 2 may be specified. If non-zero, the value indicates the the following 1 or 2 micowords will be allowed to execute before the branch operation takes place.

gb: If set, guess that the branch path will be taken, thus prefetch the branch microword address. Otherwise prefetch the non-branch path. This field is only allowed to be set when defbr=0 or defbr=1.

branch address: branch address conditionally or unconditionally selected.

br\_mask: Is decoded to the following options:

- 1) unconditional branch
- 2) branch when  $ALU<31>=1$  ( $<0$ )
- 3) branch when  $ALU<31>=0$  ( $>=0$ )
- 4) branch when  $ALU<31>=1$  OR  $ALU<31:0>=0$  ( $<=0$ )
- 5) branch when  $ALU<31>=0$  AND  $ALU<31:0>!=0$  ( $>0$ )
- 6) branch when  $ALU<31:0>=0$  ( $=0$ )
- 7) branch when  $ALU<31:0>=1$  ( $!=0$ )
- 8) branch when specified context mask = current context
- 9) branch when specified context mask != current context
- 10) branch on carry-out set
- 11) branch on carry-out clear
- 15) look at extended branch field to further decode branch type


extend\_br: branches on various context-swapping signals or other signals

evpip: indicates pipe stage that this branch should be evaluated in

c msk: specifies a context number with which to conditionally branch on.

branch cmd: further specifies the type of branch, e.g., looks at condition codes of some other branch criteria

FIG. 5A



Context Descriptors:

1) Wake-up Events

- 0 = kill
- 1 = voluntary
- 2 = SRAM
- 4 = SDRAM

- 8 = FBI
- 16 = INTER\_THREAD
- 32 = PCI\_DMA\_1
- 64 = PCI\_DMA\_2

128 = SEQ\_NUM\_LSB

- 2) db → branch defer amount
- 3) va → value of sequence number

FIG. 5B




FIG. 6






FIG. 7




FIG. 7-1




FIG. 7-2






FIG. 7A

# SINGLE QUADWORD WRITE FOLLOWED BY A SINGLE QUADWORD READ

## WITHOUT ACTIVE MEMORY OPTIMIZATION



## WITH ACTIVE MEMORY OPTIMIZATION




WHERE Tcd = RAS to CAS delay

Tdpl = DATA Input to Precharge Delay


Trp = Time to Precharge

FIG. 7B






## 4 WRITES AND 4 READS FOLLOWED BY MORE READS WITH OPTIMIZATION




## 4 WRITES AND 4 READS WITHOUT OPTIMIZATION



10 CYCLES VS. 14.

FIG. 8A



PCI\_adone\_Tbox\_R<2:0> & PCI\_adone\_ctx\_R<1:0>  
 SDRAM\_pull\_data\_R<31:0>  
 SDRAM\_push\_data\_R<31:0>  
 SDRAM\_pull\_addr\_R<6:0> & SDRAM\_pull\_id\_R<2:0>  
 SDRAM\_push\_addr\_R<6:0> & SDRAM\_push\_id\_R<2:0>  
 SDRAM\_adone\_Tbox\_R<2:0>  
 SDRAM\_adone\_ctx\_R<1:0>  
 SDRAM\_pull\_data\_R<31:0>  
 SDRAM\_push\_data\_R<31:0>  
 SDRAM\_pull\_addr\_R<6:0> & SDRAM\_pull\_id\_R<2:0>  
 SDRAM\_push\_addr\_R<6:0> & SDRAM\_push\_id\_R<2:0>  
 SDRAM\_adone\_Tbox\_R<2:0>  
 SDRAM\_adone\_ctx\_R<1:0>  
 T\_cmd\_type\_R<2:0> (UNIT ADDRESS)  
 T\_cmd\_bus\_R<54:0> SETS  
 NOTE: fboxes time multiplex the cmd box  
 FBI\_Sdone\_Tbox\_R<2:0> & FBI\_Sdone\_ctx\_R<1:0>  
 FBI\_auto\_push\_Tbox\_R<2:0> & FBI\_auto\_push\_Tbox\_R<1:0>  
 khrd\_adone\_Tbox\_R<2:0> & khrd\_ctx\_R<1:0>  
 Seq1\_num\_isb\_R & Seq2\_num\_isb\_R  
 Rec\_ctx\_adone\_Tbox\_R<2:0> & Rec\_ctx\_adone\_Tbox\_R<1:0>

NOTE:

277 horizontal tracks x 5/4 x 8 = 2770cdx's

FIG. 9-1

FIG. 9






FIG. 9-2